Introduction
This report provides design goals, characterization of transistors used, and fabrication rationale for a two-stage amplifier. The intent was to design and build a two-stage amplifier operating at 400 to 600 MHz on a Duroid circuit board using available transistors.
The transistors used in this design were the Hewlett-Packard HXTR7111, a silicon bipolar low-noise, high-performance device, and the HXTR5104, a silicon bipolar high-gain linear output power device.
Amplifier Design
The configuration of the two-stage amplifier is shown in Figure 1 . The two transistors were measured on a Hewlett-Packard 8510A automatic network analyzer to obtain their s-parameters. The design was based on s-parameter data and computer optimization, using SUPER-COhlPACT to finalize the design. The HXTR7111 was used in the first stage of the amplifier because of its high gain and its low noise figure. In the second stage, the HXTR5104 was used because of its power output. The s-parameter characterization data for the transistors are listed in Tables 2  and 3 . Using this data, the design task was to synthesize input and output networks to provide the complex conjugate impedances to match the input and output of the transistors to 50 f ! . 
. In a design requiring overall high gain, the reflec-
The asterisks designate the complex conjugate.
To deliver maximum power to the 5 0 4 load, the network must be properly terminated at both the input and output ports. The impedance and admittance values obtained from the Smith chart in Figure  2 were used to calculate the element values for the input and output matching networks for the first stage. The values obtained from the Smith chart in Figure 3 were used to calculate element values for the second-stage matching networks. Figure 4 is a preliminary schematic of the amplifier.
tion coefficients are selected as follows: Amplifier stability is an important consideration in the design and can be determined from the s-parameters. Calculations on these transistors show both to be potentially unstable a t 500 MHz, so more consideration was given to matching the impedance and stabilizing the overall gain of the circuit. Following are the actual s-parameter data and calculations of the stability factors. Normalized S11 0.28 -j52 S11* 0.28 + tionally stable circuit:
The following must be true to have an uncondi- Therefore, this transistor is potentially unstable at 500 MHz.
Bias Networks
Bias networks provide the proper collector -toemitter voltage and collector current. The bias networks are feedback loops that sense the current and adjust the bias to hold the collector current fixed. Schematics are shown in Figure 5 . The collector-toemitter voltage is fixed by the voltage dividers, Rb, and Rb2. R, provides current-limiting t o prevent transistor malfunction. The collector and the base tonnections are made through I-kH rf chokes to block rf fron the dc supply. A large capacitance, C,. is used in t h e circuit to allow the transistor to see the 5 0 4 load at low frequencies for matching network considerations. C1 and C2 are bypass capacitors to provide an rf shunt for the dc supply. 
dc Bias Network for HXTR5104
The same consideration was applied to the second stage of the amplifier.
The design for the dc bias network (Figure 5) 
Computer-Aided Design
The circuit derived using Smith chart calculations was optimized using SUPER-COMPACT. Stability and impedance matching of the input and output were given the highest weighting factors for the optimization procedure. SUPER-COMPACT then found the best match between the computed response and the desired response.
C1,2 = 1/2xf x 0.16 = 9.9 nF = 10 nF As mentioned before, one of the design obstacles in this amplifier was that the transistors had too much gain at 400 to 600 MHz. This could cause instability and mismatch of the input and output impedance. Therefore, feedback was added to both stages to reduce the gain and to help stability. The first computer optimization was performed on the circuit that did not have feedback. The result was greatly mismatched and highly unstable; amplifier gain was -70 dB. The second computer optimization was performed on the circuit with feedback and resulted in significant improvements that included closely matched input and output impedance to 50 R over the frequency range flatter gain; the stability factor, k, improved by a reduction of the overall gain. Figure 6 shows the schematic of the optimized circuit. The computer program for SUPER-COMPACT is given in Figure 7 and the results of the optimized circuit are listed in Table 4 . The input and output impedance is shown in Figure 8 . The gain of the circuit is shown in Figure 9 and the gain of the amplifier from 50 to 500 MHz is shown in Figure 10 . 
TWO-STAGE AMPLIFIER

Circuit Fabrication and Performance
The circuit shown in Figure 6 was built on 0.025-in. Duroid board. This material has a dielectric constant of 10.20. All passive elements except the 1-pH inductor were chip devices; the 1-pH inductor was formed from a short length of wire. To prevent the possibility of damage, passive elements were soldered to the board before the transistors were mounted.
The input and output impedances of the assembled amplifier were measured for their operating performance across a Hewlett-Packard 8510A automatic network analyzer. The output impedance was inductive because the transistors could not be mounted flat onto the Duroid board. To compensate for the lead inductance, it was necessary to modify both the output and interstage matching networks. The output matching inductor was replaced by a 27-52 resistor and the interstage matching capacitor value was increased from 2 to 7.1 pF. Performance was near optimum for these transistors (Tables 5 and 6 ). The final schematic is shown in Figure 11 . A plot of all four amplifier sparameters is shown in Figure 12 . Gain of the amplifier is shown in Figure 13 . Figures 14 and 15 show input and output impedances, respectively. The power was measured using a Hewlett-Packard 436A power meter. A block diagram of the power measurement setup is shown in Figure 16 . 27 dBm
